Datasheet Details
| Part number | PLS101 |
|---|---|
| Manufacturer | NXP |
| File Size | 127.76 KB |
| Description | (PLS100 / PLS101) Programmable logic arrays |
| Datasheet |
|
|
|
|
This page provides the datasheet information for the PLS101, a member of the PLS100 (PLS100 / PLS101) Programmable logic arrays family.
| Part number | PLS101 |
|---|---|
| Manufacturer | NXP |
| File Size | 127.76 KB |
| Description | (PLS100 / PLS101) Programmable logic arrays |
| Datasheet |
|
|
|
|
The PLS100 (3-State) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (PLAs).
Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product equations.
Each device consists of 16 dedicated inputs and 8 dedicated outputs.