Datasheet4U Logo Datasheet4U.com

SAA7201 - Integrated MPEG2 AVG decoder

General Description

The SAA7201 is an MPEG2 decoder which combines audio decoding and video decoding.

Additionally to these basic MPEG functions it also provides means for enhanced graphics and/or on-screen display.

Key Features

  • General.
  • Uses single external Synchronous DRAM (SDRAM) organized as 1M × 16 interfacing at 81 MHz; compatible with the SDRAM ‘lite’ or ‘PC’.
  • Fast external CPU interface; 16-bit data + 8-bit address.
  • Dedicated input for audio and video data in PES or ES format; data input rate: ≤9 Mbytes/s in byte mode; ≤20 Mbit/s in bit serial mode; audio and/or video data can also serve as input via CPU interface.
  • Single 27 MHz external clock for time base reference and inter.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SAA7210 Decoder Signetics
SAA7280 Terrestrial Digital Sound Decoder Philips
SAA7000 Compact Disc Circuit Signetics
SAA7010 Demodulator Signetics
SAA7020 Error Corrector Signetics

Other Datasheets by NXP Semiconductors

Part Number Description
SAA7205H MPEG-2 systems demultiplexer
SAA7206H DVB compliant descrambler
SAA7207H Reed Solomon decoder IC
SAA7210 Decoder for compact disc digital audio system
SAA7212 Integrated MPEG AVG decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET SAA7201 Integrated MPEG2 AVG decoder Objective specification File under Integrated Circuits, IC02 1997 Jan 29 Philips Semiconductors Objective specification Integrated MPEG2 AVG decoder FEATURES General • Uses single external Synchronous DRAM (SDRAM) organized as 1M × 16 interfacing at 81 MHz; compatible with the SDRAM ‘lite’ or ‘PC’ • Fast external CPU interface; 16-bit data + 8-bit address • Dedicated input for audio and video data in PES or ES format; data input rate: ≤9 Mbytes/s in byte mode; ≤20 Mbit/s in bit serial mode; audio and/or video data can also serve as input via CPU interface • Single 27 MHz external clock for time base reference and internal processing; all required decoding and presentation clocks are generated internally • Internal syste