SAA7219 Datasheet | NXP Semiconductors

INTEGRATED CIRCUITS DATA SHEET SAA7219 MPEG2 Transport RISC processor Preliminary specification File under Integrated Circuits, IC02 1999 Sep 20 Philips Semiconductors Preliminary specification MPEG2 Transport RISC processor CONTENTS 1 1.1 1.2 1.3 2 2.1 2.2 3 4 5 5.1 5.2 6 6.1 7 8 8.1 8.2 8.3 8.4 8.5 9 10 11 Features External interfaces CPU related Features MPEG-2 systems Features GENERAL DESCRIPTION SAA7219 overview SAA7219 in a DVB system ORDERING INFORMATION BLOCK DIAGRAM PINNING INFORMATION Pinning Pin description APPLICATION INFORMATION Memory configurations PACKAGE OUTLINE SOLDERING Introduction to soldering surface mount packages Reflow soldering Wave soldering Manual soldering Suitability of surface mount IC packages for wave and reflow soldering methods DEFINITIONS LIFE SUPPORT APPLICATIONS PURCHASE OF PHILIPS I2C PONENTS 1999 Sep 20 Philips Semiconductors Preliminary specification MPEG2 Transport RISC processor 1 Features - Conditional access descrambling Digital Video Broadcasting (DVB) pliant and MULTI2 pliant - Stream demultiplexing: Transport Stream (TS), Packetized Elementary Stream (PES), program and proprietary streams - Internal 32-bit MIPS RISC based Central Processing Unit (CPU) supporting MIPS16 instruction set and running at 81 MHz - Low-power sleep modes supported across the chip - prehensive driver software and development tool support - Package: SQFP208. 1.1 External interfaces - A General Purpose/High Speed (GP/HS) interface supporting stream recording through IEEE 1394 interface IC - An extended JTAG interface for board test support. 1.2 CPU related Features The SAA7219 contains an embedded RISC CPU, which incorporates the following Features : - A 32-bit PR3930 core running at 81 MHz - 8-kbyte, 2-way set associative instruction cache - 4-kbyte, 4-way set associative data cache - A programmable Low-power mode, including wake-up on...