Datasheet4U Logo Datasheet4U.com

TZA3004HL - SDH/SONET data and clock recovery unit STM1/4 OC3/12

Description

The TZA3004HL is a data and clock recovery IC intended for use in SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) systems.

The circuit recovers data and extracts the clock signal from an incoming bitstream up to 622 Mbits/s.

Features

  • Data and clock recovery up to 622 Mbits/s (STM1/OC3 and STM4/OC12).
  • Differential data input with 2.5 mV peak-to-peak typical sensitivity.
  • Differential CML (Current-Mode Logic) data and clock outputs with 50 Ω driving capability.
  • Adjustable CML output level.
  • Loop mode for system testing.
  • BER related LOS detection.
  • Few external components needed.
  • LQFP48 plastic package.
  • Power dissipation typical 370 mW.
  • Sing.

📥 Download Datasheet

Datasheet preview – TZA3004HL

Datasheet Details

Part number TZA3004HL
Manufacturer NXP
File Size 276.32 KB
Description SDH/SONET data and clock recovery unit STM1/4 OC3/12
Datasheet download datasheet TZA3004HL Datasheet
Additional preview pages of the TZA3004HL datasheet.

📁 Similar Datasheet

  • TZA1022 - Preamplifier and Laser Supply (Philips)
  • TZA1047 - Analog Processor (Philips)
Other Datasheets by NXP
  • TZA3000 - SDH/SONET STM4/OC12 optical receiver
  • TZA3001AHL - SDH/SONET STM4/OC12 laser drivers
  • TZA3001BHL - SDH/SONET STM4/OC12 laser drivers
  • TZA3005H - SDH/SONET STM1/OC3 and STM4/OC12 transceiver
  • TZA3013A - SDH/SONET STM16/OC48 transimpedance amplifier
  • TZA3013B - SDH/SONET STM16/OC48 transimpedance amplifier
  • TZA3014 - 2.5 Gbits/s postamplifier with level detector
  • TZA3015HW - 30 Mbit/s to 3.2 Gbit/s A-rate 4-bit fibre optic transceiver

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET TZA3004HL SDH/SONET data and clock recovery unit STM1/4 OC3/12 Objective specification File under Integrated Circuits, IC19 1998 Feb 09 Philips Semiconductors Objective specification SDH/SONET data and clock recovery unit STM1/4 OC3/12 FEATURES • Data and clock recovery up to 622 Mbits/s (STM1/OC3 and STM4/OC12) • Differential data input with 2.5 mV peak-to-peak typical sensitivity • Differential CML (Current-Mode Logic) data and clock outputs with 50 Ω driving capability • Adjustable CML output level • Loop mode for system testing • BER related LOS detection • Few external components needed • LQFP48 plastic package • Power dissipation typical 370 mW • Single supply voltage.
Published: |