Download UJA1163A Datasheet PDF
UJA1163A page 2
Page 2
UJA1163A page 3
Page 3

UJA1163A Description

The UJA1163A is a mini high-speed CAN System Basis Chip (SBC) containing an ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 pliant HS-CAN transceiver and an integrated 5 V/100 mA supply for a microcontroller. The UJA1163A can be operated in very-low-current Standby mode with bus wake-up capability and supports ISO 11898-6 pliant autonomous CAN biasing. This implementation enables reliable munication in the CAN FD...

UJA1163A Key Features

  • Hardware and software patible with the UJA116x product family and with improved EMC performance
  • Loop delay symmetry timing enables reliable munication at data rates up to 5 Mbit/s in the CAN FD fast phase
  • Autonomous bus biasing according to ISO 11898-6
  • Fully integrated 5 V/100 mA low-drop voltage regulator for 5 V microcontroller
  • Bus connections are truly floating when power to pin BAT is off

UJA1163A Applications

  • 8 kV ElectroStatic Discharge (ESD) protection, according to the Human Body Model (HBM) on the CAN bus pins
  • 6 kV ESD protection, according to IEC TS 62228 on the CAN bus pins and on pin BAT
  • CAN bus pins short-circuit proof to 58 V
  • Battery and CAN bus pins protected against automotive transients according to
  • Very low quiescent current in Standby mode with full wake-up capability