NT5CC256M8BN - 2Gb DDR3 SDRAM B-Die

This page provides the datasheet information for the NT5CC256M8BN, a member of the NT5CB512M4BN 2Gb DDR3 SDRAM B-Die family.

Product Overview

Nanya

Part number	NT5CC256M8BN
Manufacturer	Nanya
File Size	2.38 MB
Description	2Gb DDR3 SDRAM B-Die
Datasheet	NT5CC256M8BN Datasheet
Additional preview pages of the NT5CC256M8BN datasheet.

The 2Gb Double-Data-Rate-3 (DDR3) DRAMs is a high-speed CMOS Double Data Rate32 SDRAM containing 2,147,483,648 bits.

It is internally configured as an octal-bank DRAM.

The 2Gb chip is organized as 64Mbit x 4 I/O x 8 bank, 32Mbit x 8 I/O x 8 bank or 16Mbit x 16 I/O x 8 bank device.

and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and  falling). All I/Os are synchronized with a single ended DQS or differential DQS pair in a source synchronous fashion. These devices operate with a single 1.5V ± 0.075V and 1.35V -0.0675V/+0.1V power supply and are available in BGA packages. 1 REV 1.1 08 / 2010 2Gb DDR3 SDRAM B-Die NT5CB512M4BN / NT5CB2.

Other Datasheets by Nanya

Published: Oct 17, 2014 |