Datasheet4U Logo Datasheet4U.com

54ABT16500 - 18-Bit Universal Bus Transceivers

Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

Features

  • n Combines D-Type latches and D-Type flip-flops for operation in transparent, latched, or clocked mode n Flow-through architecture optimizes PCB layout n Guaranteed latch-up protection n High impedance glitch free bus loading during entire power up and power down cycle n Non-destructive hot insertion capability n Standard Microcircuit Drawing (SMD) 5962-9687001 Ordering Code Military 54ABT16500W-QML Package Number WA56A 56-Lead Cerpack Package.

📥 Download Datasheet

Datasheet preview – 54ABT16500

Datasheet Details

Part number 54ABT16500
Manufacturer National Semiconductor
File Size 113.12 KB
Description 18-Bit Universal Bus Transceivers
Datasheet download datasheet 54ABT16500 Datasheet
Additional preview pages of the 54ABT16500 datasheet.

📁 Similar Datasheet

  • 54AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11010 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • 54AC11011 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
  • 54AC11021 - Dual 4-Input Positive-AND Gates (Texas Instruments)
  • 54AC11027 - TRIPLE 3-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11030 - 8-Input Positive-NAND Gates (Texas Instruments)
  • 54AC11034 - HEX NONINVERTERS (Texas Instruments)
  • 54AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops (Texas Instruments)
  • 54AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS (Texas Instruments)
  • 54AC11175 - QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
54ABT16500 18-Bit Universal Bus Transceivers with TRI-STATE Outputs 54ABT16500 July 1998 54ABT16500 18-Bit Universal Bus Transceivers with TRI-STATE ® Outputs General Description These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active-high.
Published: |