Datasheet4U Logo Datasheet4U.com

CD4015BC - Dual 4-Bit Static Shift Register

General Description

The CD4015BM CD4015BC contains two identical 4-stage serial-input parallel-output registers with independent ‘‘Data’’ ‘‘Clock ’’ and ‘‘Reset’’ inputs The logic level present at the input of each stage is transferred to the output of that stage at each positive-going clock transition A logic high on

Key Features

  • Y Y Y Y Y Wide supply voltage range High noise immunity Low power TTL compatibility Medium speed operation Fully static design 3 0V to 18V 0 45 VDD (typ ) Fan out of 2 driving 74L or 1 driving 74LS 8 MHz (typ ) clock rate VDD b VSS e 10V.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4015B CMOS Dual 4-Stage Static Shift Register RCA
CD4015B CMOS Dual 4-Stage Static Shift Register Texas Instruments
CD4015BE CMOS Dual 4-Stage Static Shift Register Texas Instruments
CD4015BF CMOS Dual 4-Stage Static Shift Register Texas Instruments
CD4015BF3A CMOS Dual 4-Stage Static Shift Register Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
CD4015BM Dual 4-Bit Static Shift Register
CD40106BC Hex Schmitt Trigger
CD40106BM Hex Schmitt Trigger
CD4010C Hex Buffers
CD4010M Hex Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4015BM CD4015BC Dual 4-Bit Static Shift Register June 1996 CD4015BM CD4015BC Dual 4-Bit Static Shift Register General Description The CD4015BM CD4015BC contains two identical 4-stage serial-input parallel-output registers with independent ‘‘Data’’ ‘‘Clock ’’ and ‘‘Reset’’ inputs The logic level present at the input of each stage is transferred to the output of that stage at each positive-going clock transition A logic high on the ‘‘Reset’’ input resets all four stages covered by that input All inputs are protected from static discharge by a series resistor and diode clamps to VDD and VSS Features Y Y Y Y Y Wide supply voltage range High noise immunity Low power TTL compatibility Medium speed operation Fully static design 3 0V to 18V 0 45 VDD (typ ) Fan out of 2 driving 74L or 1 dri