Datasheet Details
| Part number | CR16MAR5 |
|---|---|
| Manufacturer | National Semiconductor |
| File Size | 722.30 KB |
| Description | Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| Datasheet |
|
|
|
|
This page provides the datasheet information for the CR16MAR5, a member of the CR1 Family of 16-bit CAN-enabled CompactRISC Microcontrollers family.
| Part number | CR16MAR5 |
|---|---|
| Manufacturer | National Semiconductor |
| File Size | 722.30 KB |
| Description | Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| Datasheet |
|
|
|
|
plex Instruction Set Computer (CISC): compact code, onchip memory and I/O, and reduced cost.
The CPU uses a three-stage instruction pipeline that allows execution of up to one instruction per clock cycle, or up to 25 million instructions per second (MIPS) at a clock rate of 24 MHz.