CR16MFS9 Overview
The family of pactRISC 16-bit microcontrollers offer the high performance of a RISC architecture while retaining the advantages of a traditional plex Instruction Set puter (CISC): pact code, on-chip memory and I/O, and reduced cost. The CPU uses a three-stage instruction pipeline that allows execution of up to one instruction per clock cycle, or up to 20 million instructions per second (MIPS) at a clock rate of 20...
CR16MFS9 Key Features
- 1 Features
- 3 Device Overview
- 5 3.1 CR16B CPU Core
- 5 3.2 Memory
- 5 3.3 Input/Output Ports
- 5 3.4 Bus Interface Unit
- 5 3.5 Interrupts
- 5 3.6 Multi-Input Wake-up
- 6 3.7 Dual Clock and Reset
- 6 3.8 Power Management