These parallel-in or serial-in serial-out shift registers feature gated clock inputs and an overriding clear input All inputs are buffered to lower the drive requirements to one normalized load and input clamping diodes minimize switching transients to simplify system design The load mode is establi
The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
DM74LS166 8-Bit Parallel-In Serial-Out Shift Registers
May 1989
DM74LS166 8-Bit Parallel-In Serial-Out Shift Registers
General Description
These parallel-in or serial-in serial-out shift registers feature gated clock inputs and an overriding clear input All inputs are buffered to lower the drive requirements to one normalized load and input clamping diodes minimize switching transients to simplify system design The load mode is established by the shift load input When high this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse When low the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse During parallel loading serial data flow is inhibited Clocking is accomplished on
the low
DM74LS166 Datasheet
