DM74LS166
Description
These parallel-in or serial-in serial-out shift registers feature gated clock inputs and an overriding clear input All inputs are buffered to lower the drive requirements to one normalized load and input clamping diodes minimize switching transients to simplify system design The load mode is established by the shift load input When high this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse When low the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse During parallel loading serial data flow is inhibited Clocking is acplished on the low-to-high-level edge of the clock pulse through a twoinput NOR gate permitting one input to be used as a clockenable or clock-inhibit function Holding either of the clock inputs high inhibits clocking holding either low enables the other clock input This allows the system clock to be free running and the register can be stopped on...
