The LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete (CC) signal coincident with storage of the eighth bit An active LOW Start (S) input performs synchronous initialization which forces Q7 LOW and al
Key Features
Y Low power Schottky version of 2502 Y Storage and control for successive approximation A to
D conversion Y Performs serial-to-parallel conversion
Connection Diagram
Dual-In-Line Package
Logic Symbol
TL F 10189.
1
Order Number DM54LS502J DM54LS502W DM74LS502WM or DM74LS502N
See NS Package Number J16A M16B N16E or W16A
VCC e Pin 16 GND e Pin 8
Pin Names
D S CP QD CC Q0.
Full PDF Text Transcription for DM74LS502 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
DM74LS502. For precise diagrams, and layout, please refer to the original PDF.
DM54LS502 DM74LS502 8-Bit Successive Approximation Register April 1992 DM54LS502 DM74LS502 8-Bit Successive Approximation Register General Description The LS502 is an 8-b...
View more extracted text
cessive Approximation Register General Description The LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete (CC) signal coincident with storage of the eighth bit An active LOW Start (S) input performs synchronous initialization which forces Q7 LOW and all other outputs HIGH Subsequent clocks shift this Q7 LOW signal downstream which simultaneously backfills the register such that the first serial data (D input) bit is stored in Q7 the second bit in Q6 the third in Q5 etc The serial input data is also synchronized by an auxiliar
More Datasheets from National Semiconductor (now Texas Instruments)