Datasheet4U Logo Datasheet4U.com

DP8440 - (DP8440 / DP8441) microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver

Description

The DP8440 41 Dynamic RAM Controllers provide an easy interface between dynamic RAM arrays and 8- 16- 32- and 64-bit microprocessors The DP8440 41 DRAM Controllers generate all necessary control and timing signals to successfully interface and design dynamic memory systems With significant enhanceme

Features

  • make the DP8440 41 DRAM Controllers flexible enough to fit many memory systems Features Y Y Y Y Y Y Y Y Y Y Y Y Y Y 40 MHz and 25 MHz operation Page detection Automatic CPU burst accesses Support 1 4 16 64 Mbits DRAMs High capacitance drivers for RAS CAS WE and Q outputs Support for fast page static column and nibble mode DRAMs High precision PLL based delay line Byte enable for word size up to 32 bits on the DP8440 or 64 bits on the DP8441 Automatic Internal Refresh Staggered RAS-Only refr.

📥 Download Datasheet

Datasheet preview – DP8440

Datasheet Details

Part number DP8440
Manufacturer National Semiconductor
File Size 644.13 KB
Description (DP8440 / DP8441) microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
Datasheet download datasheet DP8440 Datasheet
Additional preview pages of the DP8440 datasheet.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DP8440-40 DP8440-25 DP8441-40 DP8441-25 microCMOS Programmable 16 64 Mbit Dynamic RAM Controller Driver February 1995 DP8440-40 DP8440-25 DP8441-40 DP8441-25 microCMOS Programmable 16 64 Mbit Dynamic RAM Controller Driver General Description The DP8440 41 Dynamic RAM Controllers provide an easy interface between dynamic RAM arrays and 8- 16- 32- and 64-bit microprocessors The DP8440 41 DRAM Controllers generate all necessary control and timing signals to successfully interface and design dynamic memory systems With significant enhancements over the DP8420 21 22 predecessors the DP8440 41 are suitable for high performance memory systems These controllers support page and burst accesses for fast page static column and nibble DRAMs Refreshes and accesses are arbitrated on chip RAS low time
Published: |