Datasheet4U Logo Datasheet4U.com

MM54C48 - BCD-to-7 Segment Decoder

Datasheet Summary

Description

The MM54C48 MM74C48 BCD-to-7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) data and its complement available to the seven

Features

  • Y Wide supply voltage range 3 0V to 15V Y Guaranteed noise margin 1 0V Y High noise immunity Y Low power 0 45 VCC (typ ) fan out of 2 TTL compatibility driving 74L Y High current sourcing output (up to 50 mA) Y Ripple blanking for leading or trailing zeros (optional) Y Lamp test provision Connection Diagram Dual-In-Line Package Top View Order Number MM54C48 or MM74C48 TL F 5883.
  • 1 Segment Identifi.

📥 Download Datasheet

Datasheet preview – MM54C48

Datasheet Details

Part number MM54C48
Manufacturer National Semiconductor
File Size 120.91 KB
Description BCD-to-7 Segment Decoder
Datasheet download datasheet MM54C48 Datasheet
Additional preview pages of the MM54C48 datasheet.

📁 Similar Datasheet

  • MM54C42 - BCD-to-Decimal Decoder (National)
  • MM54C00 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C02 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C04 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C08 - Quad 2-Input AND Gate (National)
  • MM54C10 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C14 - Hex Schmitt Trigger (National)
  • MM54C154 - 4-Line to 16-Line Decoder/Demultiplexer (National)
  • MM54C157 - Quad 2-Input Multiplexers (National)
  • MM54C164 - 8-Bit Parallel-Out Serial Shift Register (National)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
MM54C48 MM74C48 BCD-to-7 Segment Decoder March 1988 MM54C48 MM74C48 BCD-to-7 Segment Decoder General Description The MM54C48 MM74C48 BCD-to-7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) data and its complement available to the seven decoding AND-OR-INVERT gates The remaining NAND gate and three input buffers provide test-blanking input ripple-blanking output and ripple-blanking inputs Features Y Wide supply voltage range 3 0V to 15V Y Guaranteed noise margin 1 0V Y High noise immunity Y Low power 0 45 VCC (typ ) fan out of 2 TTL compatibility driving 74L Y High current sourcing output (up to 50 mA)
Published: |