Datasheet4U Logo Datasheet4U.com

MM54HC147 - 10-to-4 Line Priority Encoder

Description

This high speed 10-to-4 Line Priority Encoder utilizes advanced silicon-gate CMOS technology It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits This device is fully buffered giving it a fanout of 10 LS-TTL loads The MM54HC147 MM74HC147

Features

  • priority encoding of the inputs to ensure that only the highest order data line is encoded Nine input lines are encoded to a four line BCD output The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level All data inputs and outputs are active at the low logic level The 54HC 74HC logic family is functionally as well as pinout compatible with the standard 54LS 74LS logic family All inputs are protected from damage due to st.

📥 Download Datasheet

Datasheet preview – MM54HC147

Datasheet Details

Part number MM54HC147
Manufacturer National Semiconductor
File Size 108.18 KB
Description 10-to-4 Line Priority Encoder
Datasheet download datasheet MM54HC147 Datasheet
Additional preview pages of the MM54HC147 datasheet.

📁 Similar Datasheet

  • MM54HC11 - Triple 3-Input AND Gate (National)
  • MM54HC123A - Dual Retriggerable Monostable Multivibrator (National)
  • MM54HC245A - Octal TRI-STATE Transceiver (National)
  • MM54HC299 - 8-Bit TRI-STATE Universal Shift Register (National)
  • MM54HC365 - Hex TRI-STATE Buffer (National)
  • MM54HC366 - Hex TRI-STATE Buffer (National)
  • MM54HC367 - Hex TRI-STATE Buffer (National)
  • MM54HC368 - Hex TRI-STATE Buffer (National)
  • MM54HC76 - Dual J-K Flip-Flops (National)
  • MM54HCT151 - 8-Channel Digital Multiplexer (National)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
MM54HC147 MM74HC147 10-to-4 Line Priority Encoder November 1995 MM54HC147 MM74HC147 10-to-4 Line Priority Encoder General Description This high speed 10-to-4 Line Priority Encoder utilizes advanced silicon-gate CMOS technology It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits This device is fully buffered giving it a fanout of 10 LS-TTL loads The MM54HC147 MM74HC147 features priority encoding of the inputs to ensure that only the highest order data line is encoded Nine input lines are encoded to a four line BCD output The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level All data inputs and outputs are active at the low logic level The 54HC 74HC logic family is
Published: |