74LVC573A - Low-Voltage CMOS Octal Transparent Latch

onsemi

Key Features

Designed for 1.2 to 3.6 V VCC Operation.
5 V Tolerant.
Interface Capability With 5 V TTL Logic.
Supports Live Insertion and Withdrawal.
IOFF Specification Guarantees High Impedance When VCC = 0 V.
24 mA Output Sink and Source Capability.
Near Zero Static Supply Current in all Three Logic States (10 mA) Substantially Reduces System Power Requirements.
ESD Performance:.
Human Body Model >2000 V.
Machine Mode.

74LVC573A low-voltage cmos octal transparent latch by onsemi - Datasheet Preview

Datasheet Details

Part number	74LVC573A
Manufacturer	onsemi
File Size	94.48 KB
Description	Low-Voltage CMOS Octal Transparent Latch
Datasheet	74LVC573A Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
74LVC573A	Octal D-type transparent latch	NXP
74LVC573A	OCTAL D-TYPE LATCH	STMicroelectronics
74LVC573A	OCTAL TRANSPARENT D-TYPE LATCH	Diodes
74LVC573A	Octal D-type transparent latch	nexperia
74LVC573A-Q100	Octal D-type transparent latch	nexperia

Other Datasheets by onsemi

Part Number	Description
74LVC574A	Low-Voltage CMOS Octal D-Type Flip-Flop
74LVC540A	Low-Voltage CMOS Octal Buffer
74LVC541A	Low-Voltage CMOS Octal Buffer
74LVC00A	Low-Voltage CMOS Quad 2-Input NAND Gate
74LVC02A	Low-Voltage CMOS Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

74LVC573A Low-Voltage CMOS Octal Transparent Latch With 5 V−Tolerant Inputs and Outputs (3−State, Non−Inverting) The 74LVC573A is a high performance, non−inverting octal transparent latch operating from a 1.2 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5 V allows 74LVC573A inputs to be safely driven from 5 V devices. The 74LVC573A contains 8 D−type latches with 3−state outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes.