designed explicitly for low skew clock generation applications.
The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned.
| Part number | MC100EP139 |
|---|---|
| Manufacturer | onsemi |
| File Size | 197.79 KB |
| Description | Clock Generation Chip |
| Datasheet |
 MC100EP139 Datasheet
|
|
|
| Part Number | Description | Manufacturer |
|---|---|---|
| MC100EP111 | LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER | Motorola |
| MC100EP221 | LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER | Motorola |
| MC100EP223 | Low Voltage 1:22 Differential PECL/HSTL Clock Driver | Motorola Semiconductor |
| MC100E016 | 8-Bit Synchronous Binary Up Counter | Motorola |
| MC100E101 | Quad 4-Input OR/NOR Gate | Motorola |
| Part Number | Description |
|---|---|
| MC100EP131 | ECL Quad D Flip-Flop |
| MC100EP101 | 3.3V / 5V ECL Quad 4-Input OR/NOR |
| MC100EP105 | 3.3V / 5VECL Quad 2-Input Differential AND/NAND |
| MC100EP11 | 3.3V / 5VECL 1:2 Differential Fanout Buffer |
| MC100EP116 | 3.3 V / 5 V Hex Differential Line Receiver/Driver |
The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.
