Datasheet4U Logo Datasheet4U.com

MC100EP31 - 3.3V / 5V ECL D Flip-Flop

Description

The MC10/100EP31 is a D flip-flop with set and reset.

pin and functionally equivalent to the EL31 and LVEL31 devices.

With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance available.

Features

  • 340 ps Typical Propagation Delay.
  • Maximum Frequency = > 3 GHz Typical.
  • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V.
  • NECL Mode Operating Range: VCC = 0 V with VEE =.
  • 3.0 V to.
  • 5.5 V.
  • Open Input Default State.
  • Q Output Will Default LOW with Inputs Open or at VEE.
  • These Devices are Pb-Free, Halogen Free.

📥 Download Datasheet

Datasheet Details

Part number MC100EP31
Manufacturer onsemi
File Size 168.97 KB
Description 3.3V / 5V ECL D Flip-Flop
Datasheet download datasheet MC100EP31 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EP111 LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP221 LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP223 Low Voltage 1:22 Differential PECL/HSTL Clock Driver Motorola Semiconductor
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100EP32 Divider
MC100EP33 3.3V 5VECL / 4 Divider
MC100EP35 JK Flip-Flop
MC100EP01 3.3V / 5V ECL 4-Input OR/NOR
MC100EP016 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC10EP31, MC100EP31 3.3 V / 5 V ECL D Flip‐Flop with Set and Reset Description The MC10/100EP31 is a D flip-flop with set and reset. The device is pin and functionally equivalent to the EL31 and LVEL31 devices. With AC performance much faster than the EL31 and LVEL31 devices, the EP31 is ideal for applications requiring the fastest AC performance available. Both set and reset inputs are asynchronous, level triggered signals. Data enters the master portion of the flip-flop when CLK is low and is transferred to the slave, and thus the outputs, upon a positive transition of the CLK. The 100 Series contains temperature compensation. Features • 340 ps Typical Propagation Delay • Maximum Frequency = > 3 GHz Typical • PECL Mode Operating Range: VCC = 3.0 V to 5.
Published: |