Datasheet4U Logo Datasheet4U.com

MC100EP33 - 3.3V 5VECL / 4 Divider

Description

The MC10/100EP33 is an integrated B4 divider.

clock inputs.

this device only.

Features

  • 320 ps Propagation Delay.
  • Maximum Frequency = > 4 GHz Typical.
  • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V.
  • NECL Mode Operating Range: VCC = 0 V with VEE =.
  • 3.0 V to.
  • 5.

📥 Download Datasheet

Datasheet Details

Part number MC100EP33
Manufacturer onsemi
File Size 175.08 KB
Description 3.3V 5VECL / 4 Divider
Datasheet download datasheet MC100EP33 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EP111 LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP221 LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP223 Low Voltage 1:22 Differential PECL/HSTL Clock Driver Motorola Semiconductor
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100EP31 3.3V / 5V ECL D Flip-Flop
MC100EP32 Divider
MC100EP35 JK Flip-Flop
MC100EP01 3.3V / 5V ECL 4-Input OR/NOR
MC100EP016 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC10EP33, MC100EP33 3.3 V/5 V ECL B4 Divider Description The MC10/100EP33 is an integrated B4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The reset pin is asynchronous and is asserted on the rising edge. Upon powerup, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP33’s in a system. The 100 Series contains temperature compensation.
Published: |