Datasheet4U Logo Datasheet4U.com

MC100EP56 - 3.3V / 5VECL Dual Differential 2:1 Multiplexer

Datasheet Summary

Description

The MC10/100EP56 is a dual, fully differential 2:1 multiplexer.

differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals.

Multiple VBB pins are provided.

Features

  • both individual and common select inputs to address both data path and random logic.

📥 Download Datasheet

Datasheet preview – MC100EP56

Datasheet Details

Part number MC100EP56
Manufacturer ON Semiconductor
File Size 119.74 KB
Description 3.3V / 5VECL Dual Differential 2:1 Multiplexer
Datasheet download datasheet MC100EP56 Datasheet
Additional preview pages of the MC100EP56 datasheet.

📁 Similar Datasheet

  • MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
  • MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC100E112 - QUAD DRIVER (Motorola)
  • MC100E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
Other Datasheets by ON Semiconductor
  • MC100EP51 - 3.3V / 5V ECL D Flip-Flop
  • MC100EP52 - 3.3V / 5V ECL Differential Data and Clock D Flip-Flop
  • MC100EP57 - 3.3V / 5V ECL 4:1 Differential Multiplexer
  • MC100EP58 - 3.3V / 5V ECL 2:1 Multiplexer
  • MC100EP01 - 3.3V / 5V ECL 4-Input OR/NOR
  • MC100EP016 - 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter
  • MC100EP016A - 3.3V ECL 8-Bit Synchronous Binary Up Counter
  • MC100EP05 - 3.3V / 5V ECL 2-Input Differential AND/NAND

Full PDF Text Transcription

Click to expand full text
MC10EP56, MC100EP56 3.3V / 5V ECL Dual Differential 2:1 Multiplexer Description The MC10/100EP56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple VBB pins are provided. The VBB pin, an internally generated voltage supply, is available to this device only. For single−ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The device features both individual and common select inputs to address both data path and random logic applications.
Published: |