MC100LVELT22 Datasheet PDF - ON Semiconductor Translator Specs

MC100LVELT22 - Translator

Datasheet Summary

Description

LVPECL translator.

Due to LVPECL (Low Voltage Positive ECL) levels, only +3.3V and ground is required.

lead package outline with low skew dual gate design makes the MC100LVELT22 ideal for applications which require translati

Features

350 ps Typical Propagation Delay.

Datasheet Details

Part number	MC100LVELT22
Manufacturer	ON Semiconductor
File Size	268.95 KB
Description	Translator
Datasheet	MC100LVELT22 Datasheet
Additional preview pages of the MC100LVELT22 datasheet.

📁 Similar Datasheet

MC100LVELT22 - DUAL LVTTL/LVCMOS TO DIFFERENTIAL LVPECL TRANSLATOR (Motorola)

MC100LVELT23 - DUAL DIFFERENTIAL LVPECL/LVDS TO LVTTL TRANSLATOR (Motorola)

MC100LVEL01 - 4-Input OR/NOR (Motorola)

MC100LVEL05 - 2-Input Differential AND/NAND (Motorola)

MC100LVEL11 - Low Voltage 1:2 Differential Fanout Buffer (Motorola)

MC100LVEL12 - Low Impedance Driver (Motorola)

MC100LVEL13 - Dual 1:3 Fanout Buffer (Motorola)

MC100LVEL14 - 1:5 Clock Distribution Chip (Motorola)

MC100LVEL16 - Differential Receiver (Motorola)

MC100LVEL17 - Low-Voltage Quad Differential Receiver (Motorola)

Full PDF Text Transcription

Click to expand full text

MC100LVELT22 Translator, Dual LVTTL / LVCMOS to Differential LVPECL Description The MC100LVELT22 is a dual LVTTL/LVCMOS to differential LVPECL translator. Due to LVPECL (Low Voltage Positive ECL) levels, only +3.3V and ground is required. The small 8−lead package outline with low skew dual gate design makes the MC100LVELT22 ideal for applications which require translation of a clock and/or data signal. Features • 350 ps Typical Propagation Delay • <100 ps Output−to−Output Skew • Flow Through Pinouts • The 100 Series Contains Temperature Compensation • LVPECL Operating Range: VCC = 3.15 V to 3.45 V with GND = 0 V • When Unused TTL Input is left Open, Q Output will Default High • These are Pb−Free Devices www.onsemi.

Published: Apr 26, 2005 |