MC10EP33 - Divider

Datasheet Summary

Description

The MC10/100EP33 is an integrated B4 divider.

clock inputs.

this device only.

Features

320 ps Propagation Delay.
Maximum Frequency = > 4 GHz Typical.
PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V.
NECL Mode Operating Range: VCC = 0 V with VEE =.
3.0 V to.
5.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	MC10EP33
Manufacturer	ON Semiconductor
File Size	175.08 KB
Description	Divider
Datasheet	MC10EP33 Datasheet
Additional preview pages of the MC10EP33 datasheet.

📁 Similar Datasheet

MC10EP16 - Differential Receiver (Motorola)
MC10E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
MC10E101 - Quad 4-Input OR/NOR Gate (Motorola)
MC10E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
MC10E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
MC10E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
MC10E112 - QUAD DRIVER (Motorola)
MC10E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
MC10E122 - 9-BIT BUFFER (Motorola)
MC10E131 - 4-BIT D FLIP-FLOP (Motorola)

Other Datasheets by ON Semiconductor

MC10EP31 - D Flip Flop
MC10EP32 - Divider
MC10EP35 - JK Flip Flop
MC10EP01 - 4-Input OR/NOR
MC10EP016 - 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter
MC10EP05 - 2-Input Differential AND/NAND
MC10EP08 - 2-Input Differential XOR/XNOR
MC10EP101 - 3.3V / 5V ECL Quad 4-Input OR/NOR

Full PDF Text Transcription

Click to expand full text

MC10EP33, MC100EP33 3.3 V/5 V ECL B4 Divider Description The MC10/100EP33 is an integrated B4 divider. The differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The reset pin is asynchronous and is asserted on the rising edge. Upon powerup, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP33’s in a system. The 100 Series contains temperature compensation.

Published: Apr 26, 2005 |