Datasheet4U Logo Datasheet4U.com

MM74HC595 - 8-Bit Shift Register

Datasheet Summary

Description

The MM74HC595 high speed shift register utilizes advanced silicon

gate CMOS technology.

TTL loads.

Features

  • Low Quiescent Current: 160 mA Maximum (74HC Series).
  • Low Input Current: 1 mA Maximum.
  • 8.
  • Bit Serial.
  • In, Parallel.
  • Out Shift Register with Storage.
  • Wide Operating Voltage Range: 2 V.
  • 6 V.
  • Cascadable.
  • Shift Register has Direct Clear.
  • Guaranteed Shift Frequency: DC to 30 MHz.
  • This Device is Pb.
  • Free and is RoHS Compliant DATA SHEET www. onsemi. com SOIC.
  • 16 CASE 751B.
  • 05 TSSOP.

📥 Download Datasheet

Datasheet preview – MM74HC595

Datasheet Details

Part number MM74HC595
Manufacturer ON Semiconductor
File Size 379.82 KB
Description 8-Bit Shift Register
Datasheet download datasheet MM74HC595 Datasheet
Additional preview pages of the MM74HC595 datasheet.

📁 Similar Datasheet

  • MM74HC595 - 8-Bit Shift Registers (Fairchild)
  • MM74HC595 - 8-Bit Shift Registers (National Semiconductor)
  • MM74HC594 - 8-Bit Shift Register with Output Registers (Fairchild)
  • MM74HC597 - 8-Bit Shift Registers with Input Latches (Fairchild)
  • MM74HC51 - AND-OR-Invert Gate (National Semiconductor)
  • MM74HC533 - Octal D-Type Latch (National Semiconductor)
  • MM74HC540 - Inverting Octal 3-STATE Buffer (Fairchild)
  • MM74HC541 - Octal 3-STATE Buffer (Fairchild Semiconductor)
  • MM74HC573 - 3-STATE Octal D-Type Latch (Fairchild)
  • MM74HC574 - 3-STATE Octal D-Type Edge-Triggered Flip-Flop (Fairchild)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
8-Bit Shift Register with Output Latches MM74HC595 General Description The MM74HC595 high−speed shift register utilizes advanced silicon−gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS−TTL loads. This device contains an eight−bit serial−in, parallel−out, shift register that feeds an eight−bit D−type storage register. The storage register has eight 3−state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct−overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive−edge triggered clocks.
Published: |