Datasheet4U Logo Datasheet4U.com

NB4L52 - Differential Data/Clock D Flip-Flop

Datasheet Summary

Features

  • Maximum Input Clock Frequency > 4 GHz Typical.
  • 330 ps Typical Propagation Delay.
  • 145 ps Typical Rise and Fall Times.
  • Differential LVPECL Outputs, 750 mV Peak.
  • to.
  • Peak, Typical.
  • Operating Range: VCC = 2.375 V to 5.5 V with VEE = 0 V.
  • Internal Input Termination Resistors, 50 W.
  • Functionally Compatible with Existing 2.5 V/3.3.

📥 Download Datasheet

Datasheet preview – NB4L52

Datasheet Details

Part number NB4L52
Manufacturer ON Semiconductor
File Size 134.78 KB
Description Differential Data/Clock D Flip-Flop
Datasheet download datasheet NB4L52 Datasheet
Additional preview pages of the NB4L52 datasheet.
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
NB4L52 2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset Multi−Level Inputs to LVPECL Translator w/ Internal Termination The NB4L52 is a differential Data and Clock D flip−flop with a differential asynchronous Reset. The differential inputs incorporate internal 50 W termination resistors and will accept PECL, LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. When Clock transitions from Low to High, Data will be transferred to the differential LVPECL outputs. The differential Clock inputs allow the NB4L52 to also be used as a negative edge triggered device. The device is housed in a small 3x3 mm 16 pin QFN package.
Published: |