NB4L7210 - 2.5V/3.3V Differential 2x10 Crosspoint Clock Driver

Datasheet Summary

Description

Figure 2.

Negative Supply pins must be all externally connected to a power supply to guarantee proper operation.

LVCMOS, LVTTL Serial Load and Latch control input pin.

Features

Typical Input Clock Frequency > 2 GHz.
200 ps Typical Rise and Fall Times.
800 ps Typical Propagation Delay.
Output to Output Skew 150 ps.
Additive RMS Phase Jitter of 0.2 ps.
Operating Range: VCC = 2.375 V to 3.6 V with VEE = 0 V.
Differential LVPECL Output Level (Typ 700 mV Peak.
to.
Peak).
Low Profile 8x8 mm, 52 QFN Package.
10GE WAN: 155.52 MHz / 622.08 MHz.
10GE LAN: 161.1328 MHz.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	NB4L7210
Manufacturer	ON Semiconductor
File Size	198.37 KB
Description	2.5V/3.3V Differential 2x10 Crosspoint Clock Driver
Datasheet	NB4L7210 Datasheet
Additional preview pages of the NB4L7210 datasheet.

📁 Similar Datasheet

NB4148 - Small Signal Fast Switching Bridge (World Internation Limited)

Other Datasheets by ON Semiconductor

NB4L16M - 2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/Translator
NB4L339 - 2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan-Out Buffer
NB4L52 - Differential Data/Clock D Flip-Flop
NB4L6254 - Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
NB4L858M - Dual Differential Clock/Data 2x2 Crosspoint Switch
NB4N111K - Clock Fanout Buffer
NB4N1158 - Link Replicator
NB4N11M - Multi Level Clock/Data Input to CML Receiver/Buffer/Translator

Full PDF Text Transcription

Click to expand full text

NB4L7210 2.5V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects The NB4L7210 is a Clock input crosspoint fanout distribution device selecting between one of two input clocks on each of the 10 differential output pairs. A 10 Bit Serial Data Interface programs each output MUX to asynchronously select either Input clock. CLOCK inputs can accept LVCMOS, LVTTL, LVPECL, CML, or LVDS signal levels and incorporate an internal 50 ohms on die termination resistors. SCLK, SDATA, and SLOAD input can accept single ended LVPECL, CML, LVCMOS, LVTTL signals levels. SCLK and SDATA inputs operate up to 20 MHz. SLOAD input loads and latches the output select data. The SDATAOUT pin permits cascading multiple devices.

Published: Aug 25, 2010 |