Datasheet4U Logo Datasheet4U.com

NB4L7210 - 2.5V/3.3V Differential 2x10 Crosspoint Clock Driver

General Description

Figure 2.

Negative Supply pins must be all externally connected to a power supply to guarantee proper operation.

LVCMOS, LVTTL Serial Load and Latch control input pin.

Key Features

  • Typical Input Clock Frequency > 2 GHz.
  • 200 ps Typical Rise and Fall Times.
  • 800 ps Typical Propagation Delay.
  • Output to Output Skew 150 ps.
  • Additive RMS Phase Jitter of 0.2 ps.
  • Operating Range: VCC = 2.375 V to 3.6 V with VEE = 0 V.
  • Differential LVPECL Output Level (Typ 700 mV Peak.
  • to.
  • Peak).
  • Low Profile 8x8 mm, 52 QFN Package.
  • 10GE WAN: 155.52 MHz / 622.08 MHz.
  • 10GE LAN: 161.1328 MHz.

📥 Download Datasheet

Datasheet Details

Part number NB4L7210
Manufacturer onsemi
File Size 198.37 KB
Description 2.5V/3.3V Differential 2x10 Crosspoint Clock Driver
Datasheet download datasheet NB4L7210 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NB4148 Small Signal Fast Switching Bridge World Internation Limited

Other Datasheets by onsemi

Part Number Description
NB4L16M 2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/Translator
NB4L339 2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan-Out Buffer
NB4L52 Differential Data/Clock D Flip-Flop
NB4L6254 Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
NB4L858M Dual Differential Clock/Data 2x2 Crosspoint Switch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NB4L7210 2.5V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects The NB4L7210 is a Clock input crosspoint fanout distribution device selecting between one of two input clocks on each of the 10 differential output pairs. A 10 Bit Serial Data Interface programs each output MUX to asynchronously select either Input clock. CLOCK inputs can accept LVCMOS, LVTTL, LVPECL, CML, or LVDS signal levels and incorporate an internal 50 ohms on die termination resistors. SCLK, SDATA, and SLOAD input can accept single ended LVPECL, CML, LVCMOS, LVTTL signals levels. SCLK and SDATA inputs operate up to 20 MHz. SLOAD input loads and latches the output select data. The SDATAOUT pin permits cascading multiple devices.