Datasheet4U Logo Datasheet4U.com

NB6N14S - Differential Input to LVDS Fanout Buffer/Translator

Datasheet Summary

Description

Pin Name I/O Description 1 Q1 LVDS Output Non

inverted IN output.

Typically loaded with 100 W receiver termination resistor across differential pair.

Inverted IN output.

Features

  • Maximum Input Clock Frequency > 2.0 GHz.
  • Maximum Input Data Rate > 2.5 Gb/s.
  • 1 ps Maximum RMS Clock Jitter.
  • Typically 10 ps Data Dependent Jitter.
  • 380 ps Typical Propagation Delay.
  • 120 ps Typical Rise and Fall Times.
  • VREF_AC Reference Output.
  • TIA/EIA.
  • 644 Compliant.
  • Functionally Compatible with Existing 3.3 V LVEL, LVEP, EP, and SG Devices.
  • These are Pb.
  • Free Devices Device DDJ = 10 ps htt.

📥 Download Datasheet

Datasheet preview – NB6N14S

Datasheet Details

Part number NB6N14S
Manufacturer ON Semiconductor
File Size 367.51 KB
Description Differential Input to LVDS Fanout Buffer/Translator
Datasheet download datasheet NB6N14S Datasheet
Additional preview pages of the NB6N14S datasheet.

📁 Similar Datasheet

  • NB632 - High Effeciency 4A 24V Synchronous Step-down Converter (MPS)
  • NB633 - Synchronous Step-down Converter (MPS)
  • NB633EL - Synchronous Step-down Converter (MPS)
  • NB636 - 500kHz Synchronous Step-down Converter (MPS)
  • NB636DL - 500kHz Synchronous Step-down Converter (MPS)
  • NB650 - Synchronous Step-Down Converter (MPS)
  • NB650A - Synchronous Step-Down Converters (MPS)
  • NB650AGL - Synchronous Step-Down Converters (MPS)
  • NB650GL - Synchronous Step-Down Converter (MPS)
  • NB650H - Synchronous Step-Down Converter (MPS)
Other Datasheets by ON Semiconductor
  • NB6N11S - Input to LVDS Fanout Buffer/Translator
  • NB6N239S - 3.3 V, 3.0 GHz Any Differential Clock IN to LVDS OUT Clock Divider
  • NB6HQ14M - 2.5V 5GHz / 6.5Gbps Differential Input to 1.8V / 2.5V 1:4 CML Clock / Data Fanout Buffer
  • NB6L11 - 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL
  • NB6L11M - Differential CML Fanout Buffer
  • NB6L11S - Input to LVDS Fanout Buffer/Translator
  • NB6L14 - Differential 1:4 LVPECL Fanout Buffer
  • NB6L14M - Differential 1:4 CML Fanout Buffer

Full PDF Text Transcription

Click to expand full text
NB6N14S 3.3 V 1:4 AnyLevelt Differential Input to LVDS Fanout Buffer/Translator The NB6N14S is a differential 1:4 Clock or Data Receiver and will accept AnyLevelt differential input signals: LVPECL, CML or LVDS. These signals will be translated to LVDS and four identical copies of Clock or Data will be distributed, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB6N14S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications. The NB6N14S has a wide input common mode range from GND + 50 mV to VCC − 50 mV. Combined with the 50 W internal termination resistors at the inputs, the NB6N14S is ideal for translating a variety of differential or single−ended Clock or Data signals to 350 mV typical LVDS output levels.
Published: |