NCP51100 - Low-Side Gate Driver

onsemi

General Description

Pin No.

inverting Inpu

Key Features

Industry.
Standard Pinouts.
11 V to 18 V Operating Range.
3 A Peak Sink/Source at VDD = 12 V.
2.5 A Sink / 1.8 A Source at VOUT = 6 V.
14 ns / 7 ns Typical Rise/Fall Times (1 nF Load).
Under 20 ns Typical Propagation Delay Time.
MillerDrivet Technology.
5.
Lead SOT23 Package.
Rated from.
40°C to +125°C Ambient Typical.

📥 Download Datasheet

NCP51100 low-side gate driver by onsemi - Datasheet Preview

Datasheet Details

Part number	NCP51100
Manufacturer	onsemi
File Size	2.09 MB
Description	Low-Side Gate Driver
Datasheet	NCP51100 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
NCP511	Low-Dropout Voltage Regulator	ON
NCP51752	4.5-A/9-A Isolated Single Channel Gate Driver	onsemi
NCP500	150mA CMOS Low Noise Low-Dropout Voltage Regulator	ON
NCP5007	Compact Backlight LED Boost Driver	ON
NCP5203	2-in-1 DDR Power Controller	ON

Other Datasheets by onsemi

Part Number	Description
NCP51105	Low-Side Gate Driver
NCP51145	Termination Regulator
NCP51190	1.5A DDR Memory Termination Regulator
NCP51198	1.5A DDR Memory Termination Regulator
NCP51199	Termination Regulator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Single 2 A High-Speed, Low-Side Gate Driver Product Preview NCP51100 The NCP51100 2 A gate driver is designed to drive an N−Channel enhancement−mode MOSFET in low −side switching applications by providing high peak current pulses during the short switching intervals. The driver is available with TTL input thresholds. Internal circuitry provides an under−voltage lockout function by holding the output LOW until the supply voltage is within the operating range. The NCP51100 delivers fast MOSFET switching performance, which helps maximize efficiency in high frequency power converter designs. NCP51100 drivers incorporate MillerDrivet architecture for the final output stage.