Datasheet4U Logo Datasheet4U.com

NCP5351 - 4A Synchronous Buck Power MOSFET Driver

General Description

Pin Number SO 8 1 DFN 10 1 Pin Symbol DRN 22 34 TG BST 45 3, 8 56 67 79 8 10 CO N/C EN VS BG PGND GND NCP5351 Description The switching node common to the high and low

side FETs.

side (TG) driver and supply (BST) are refe

Key Features

  • 4.0 A Peak Drive Current.
  • Rise and Fall Times < 15 ns Typical into 6000 pF.
  • Propagation Delay from Inputs to Outputs < 20 ns.
  • Adaptive Nonoverlap Time Optimized for Large Power MOSFETs.
  • Floating Top Driver Accommodates.

📥 Download Datasheet

Datasheet Details

Part number NCP5351
Manufacturer onsemi
File Size 240.71 KB
Description 4A Synchronous Buck Power MOSFET Driver
Datasheet download datasheet NCP5351 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NCP500 150mA CMOS Low Noise Low-Dropout Voltage Regulator ON
NCP5007 Compact Backlight LED Boost Driver ON
NCP511 Low-Dropout Voltage Regulator ON
NCP51752 4.5-A/9-A Isolated Single Channel Gate Driver onsemi
NCP5203 2-in-1 DDR Power Controller ON

Other Datasheets by onsemi

Part Number Description
NCP5355 12V Synchronous Buck Power MOSFET Driver
NCP5358 Gate Driver
NCP5359 Gate Driver
NCP5359A Gate Driver
NCP5304 High and Low Side Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NCP5351 4 A Synchronous Buck Power MOSFET Driver The NCP5351 is a dual MOSFET gate driver optimized to drive the gates of both high−side and low−side Power MOSFETs in a Synchronous Buck converter. The NCP5351 is an excellent companion to multiphase controllers that do not have integrated gate drivers, such as ON Semiconductor’s CS5323, CS5305 or CS5307. This architecture provides a power supply designer the flexibility to locate the gate drivers close to the MOSFETs. The 4.0 A drive capability makes the NCP5351 ideal for minimizing switching losses in MOSFETs with large input capacitance. Optimized internal, adaptive nonoverlap circuitry further reduces switching losses by preventing simultaneous conduction of both MOSFETs.