Download NB3L202K Datasheet PDF
NB3L202K page 2
Page 2
NB3L202K page 3
Page 3

NB3L202K Description

The NB3L202K is a differential 1:2 Clock fanout buffer with High−speed Current Steering Logic (HCSL) outputs. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals. Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4.