PI6C2516 - Phase-Locked Loop Clock Driver with 16 Clock Outputs

Pericom Semiconductor (now Diodes Incorporated)

General Description

The PI6C2516 family is a low-skew, low jitter, phase-locked loop (PLL) clock driver, distributing high-frequency clock signals for SDRAM, server and networking applications.

Key Features

High Performance Phase-Locked Loop Clock Distribution for Synchronous DRAM, server and networking.

📥 Download Datasheet

PI6C2516 phase-locked loop clock driver with 16 clock outputs by Pericom Semiconductor (now Diodes Incorporated) - Datasheet Preview

Datasheet Details

Part number	PI6C2516
Manufacturer	Pericom Semiconductor (now Diodes Incorporated)
File Size	298.63 KB
Description	Phase-Locked Loop Clock Driver with 16 Clock Outputs
Datasheet	PI6C2516 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
PI6C2501	Phase-Locked Loop Clock Driver	Pericom Semiconductor
PI6C2504	Phase-Locked Loop Clock Driver	Pericom Semiconductor
PI6C2401	Phase-Locked Loop Clock Driver	Pericom Semiconductor
PI6C2404A-1	Zero-Delay Clock Buffer	Pericom Semiconductor
PI6C2952	Low Voltage PLL Clock Driver	Pericom Semiconductor

Other Datasheets by Pericom Semiconductor (now Diodes Incorporated)

Part Number	Description
PI6C2510-133	Low-Noise/ Phase-Locked Loop Clock Driver with 10 Clock Outputs
PI6C2502	Phase-Locked Loop Clock Driver
PI6C2502A	Phase-Locked Loop Clock Driver
PI6C2405A	Zero-Delay Clock Buffer
PI6C2408	3.3V 4+4 Ouptut Zero-delay Clock Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 PI6C2516 Phase-Locked Loop Clock Driver with 16 Clock Outputs Product Features High Performance Phase-Locked Loop Clock Distribution for Synchronous DRAM, server and networking applications. Zero Input-to-Output delay: Distribute One Clock Input to four banks of four outputs, with separate output enables for each bank. Allow Clock Input to have Spread Spectrum modulation for EMI reduction. The clock outputs track the Clock Input modulation. Maximum clock frequency of 150 MHz.