Datasheet4U Logo Datasheet4U.com

PI90LVB048A - LVDS Quad Flow-Through Differential Line Receivers

Download the PI90LVB048A datasheet PDF. This datasheet also covers the PI90LV048A variant, as both devices belong to the same lvds quad flow-through differential line receivers family and are provided as variant models within a single manufacturer datasheet.

General Description

The PI90LV048A/PI90LVT048A quad flow-through differential line receivers are designed for applications requiring ultra low-power dissipation and high data rates.

The device is designed to support data rates in excess of 500 Mbps (250 MHz) using Low Voltage Differential Signaling (LVDS) technology.

Key Features

  • 500 Mbps (250 MHz) switching rates Flow-through pinout simplifies PCB layout 150ps channel-to-channel skew (typical) 100ps differential skew (typical) 2.7ns maximum propagation delay 3.3V power supply design High impedance LVDS inputs on power down Low Power design (40mW, 3.3V static) Wide common-mode input voltage range: 0.2V to 2.7V Accepts small.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (PI90LV048A_PericomSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 PI90LV048A/PI90LVT048A 3V LVDS Quad Flow-Through Differential Line Receivers Features • • • • • • • • • • • • • • • 500 Mbps (250 MHz) switching rates Flow-through pinout simplifies PCB layout 150ps channel-to-channel skew (typical) 100ps differential skew (typical) 2.7ns maximum propagation delay 3.3V power supply design High impedance LVDS inputs on power down Low Power design (40mW, 3.3V static) Wide common-mode input voltage range: 0.2V to 2.