Datasheet4U Logo Datasheet4U.com

PT7C4512 - PLL Clock Multiplier

General Description

Zero ppm multiplication error Input crystal frequency of 5 - 40 MHz Input clock frequency of 4 - 50 MHz Output clock frequencies up to 200 MHz Low period jitter 80ps (100~200MHz) Duty cycle of 45/55% of output clock up to 160MHz 9 selectable frequencies con

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PT7C4512 ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| PLL Clock Multiplier Features Description  Zero ppm multiplication error  Input crystal frequency of 5 - 40 MHz  Input clock frequency of 4 - 50 MHz  Output clock frequencies up to 200 MHz  Low period jitter 80ps (100~200MHz)  Duty cycle of 45/55% of output clock up to 160MHz  9 selectable frequencies controlled by S0, S1 pins  Operating voltages of 3.0 to 5.