A2V64S40CTP Overview
Description
The A2V64S40CTP is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock cycle.
Key Features
- 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
- CAS latency (2 &
- Burst length (1, 2, 4, 8 & Full page)
- Burst type (Sequential & Interleave)
