HYI18T1G167B Overview
July 2007 HY[B/I]18T1G400B[F/C](L) HY[B/I]18T1G800B[F/C](L) HY[B/I]18T1G16[0/7]B[F/C](L/V) .. 1-Gbit Double-Data-Rate-Two SDRAM DDR2 SDRAM RoHS pliant Products Internet Data Sheet Rev. 1.3 Internet Data Sheet HY[B/I]18T1G[40/80/16]0B[C/F](L/V) 1-Gbit Double-Data-Rate-Two SDRAM HY[B/I]18T1G400B[F/C](L), HY[B/I]18T1G16[0/7]B[F/C](L/V), HY[B/I]18T1G800B[F/C](L) Revision History:.
HYI18T1G167B Key Features
- Off-Chip-Driver impedance adjustment (OCD) and On- 1.8 V ± 0.1 V Power Supply 1.8 V ± 0.1 V (SSTL_18) patible I/O Die-Te
- DRAM organizations with 4, 8 and 16 data in/outputs
- Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Powerclock cycle four internal banks for concurrent operation Down modes
- Programmable CAS Latency: 3, 4, 5 and 6
- Average Refresh Period 7.8 µs at a TCASE lower than
- Programmable Burst Length: 4 and 8 85 °C, 3.9 µs between 85 °C and 95 °C
- Differential clock inputs (CK and CK)
- Programmable self refresh rate via EMRS2 setting
- Programmable partial array refresh via EMRS2 settings