HYI25D512160C - 512-Mbit Double-Data-Rate SDRAM

Product Overview

Qimonda

Datasheet Details

Part number	HYI25D512160C
Manufacturer	Qimonda
File Size	1.85 MB
Description	512-Mbit Double-Data-Rate SDRAM
Datasheet	HYI25D512160C Datasheet
Additional preview pages of the HYI25D512160C datasheet.

Product details

Description

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Features

es Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is center-aligned with data for writes Differential clock inputs (CK and CK) Four internal banks for concurrent operation Data mask (DM) for write data DLL aligns DQ and DQS transitions with CK transitions Commands entered on each positive CK edge; data and data mask re.

📁 Similar Datasheet

Other Datasheets by Qimonda

HYI25D256160C - 256-Mbit Double-Data-Rate SDRAM
HYI25D256800C - 256-Mbit Double-Data-Rate SDRAM
HYI18T1G160B - 1-Gbit Double-Data-Rate-Two SDRAM
HYI18T1G167B - 1-Gbit Double-Data-Rate-Two SDRAM
HYI18T1G400B - 1-Gbit Double-Data-Rate-Two SDRAM
HYI18T1G800B - 1-Gbit Double-Data-Rate-Two SDRAM

Published: Sep 10, 2008 |