Datasheet4U.com

ICS570 Datasheet PDF

Renesas Electronics ICS570

The ICS570 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended for 5 V designs and the B version for 3.3 V designs. The chip is part of IDT’s ClockBlocksTM family, and was designed as a performance upgrade to meet today’s higher speed and lower voltage requirements.
Part No. ICS570
Datasheet ICS570 Download
Manufacturer
Renesas Electronics
Description MULTIPLIER AND ZERO DELAY BUFFER
Buy Stock & Price
ICS570 datasheet page 1 preview

DESCRIPTION

The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. There are two outputs on the chip, one being a low-skew divide by two of the other output. The device incorporates an all-chip power down/tri-state mode that stops the internal PLL and puts both outputs into a high impedance state. The ICS570 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphics/video. By allowing off-chip feedback paths, the device can eliminate the delay through other devices. The ICS570 A and B versions were designed to improve input to output jitter from the original ICS570M version, and are recommended for all new designs.

FEATURES

● 8-pin SOIC package
● Available in Pb (lead) free package
● Pin-for-pin replacement and upgrade to ICS570M
● Functional equivalent to AV9170 (not a pin-for-pin replacement)
● Low in...
ICS570 page 2 preview ICS570 page 3 preview