Datasheet4U Logo Datasheet4U.com

R5F513T3AGFL - 32-MHz 32-bit RX MCU

This page provides the datasheet information for the R5F513T3AGFL, a member of the R5F513T5ADFL 32-MHz 32-bit RX MCU family.

Description

CPU CPU Maximum operating frequency: 32 MHz 32-bit RX CPU Minimum instruction execution time: One instruction per clock cycle Address space: 4-Gbyte linear Register set General purpose: Sixteen 32-bit registers Control: Nine 32-bit registers Accumulator: One 64-bit r

Features

  • 32-bit RX CPU core.
  • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz.
  • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations.
  • Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle).
  • Built-in FPU: 32-bit single-precision floating point (compliant to IEEE754).
  • Fast interrupt.
  • CISC Harvard architecture with 5-stage pipeline.
  • V.

📥 Download Datasheet

Datasheet preview – R5F513T3AGFL

Datasheet Details

Part number R5F513T3AGFL
Manufacturer Renesas
File Size 1.02 MB
Description 32-MHz 32-bit RX MCU
Datasheet download datasheet R5F513T3AGFL Datasheet
Additional preview pages of the R5F513T3AGFL datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Datasheet RX13T Group Renesas MCUs R01DS0341EJ0110 Rev.1.10 Mar 16, 2021 32-MHz 32-bit RX MCUs, built-in FPU, 50 DMIPS, power supply 5 V 12-bit ADC (equipped with 3-channel synchronous S/H circuits, programmable gain amplifier × 3 ch, and comparator) 32-MHz PWM (three-phase complementary output × 1 ch), On-chip data flash memory Features ■ 32-bit RX CPU core  Max.
Published: |