UPD48011336 - Low Latency DRAM

Product Overview

Renesas

Part number	UPD48011336
Manufacturer	Renesas
File Size	1.15 MB
Description	Low Latency DRAM
Datasheet	UPD48011336 Datasheet
Note	This datasheet PDF includes multiple part numbers: UPD48011336, UPD48011318. Please refer to the document for exact specifications by model.
Additional preview pages of the UPD48011336 datasheet.

double data rate Low Latency RAM fabricated with advanced CMOS technology using one-transistor eDRAM memory cell.

1 cycle 600MHz DDR Muxed Address.
Optional data bus inversion to reduce SSO, SSN, maximum I/O current, and average I/O power.
Training sequence for per-bit deskew.
Selectable Refresh Mode: Auto or Overlapped Refresh.
Programmable PVT-compensated output impedance.
Programmable PVT-compensated on-die input termination.
PLL for improved input jitter tolerance and wide output data valid window Ordering Information Part number Cycle C.

📁 Similar Datasheet

UPD482234 - (UPD482234 / UPD482235) 2M-Bit Dual Port Graphics Buffer (NEC Electronics)
UPD482235 - (UPD482234 / UPD482235) 2M-Bit Dual Port Graphics Buffer (NEC Electronics)
UPD485505 - LINE BUFFER (NEC)
UPD485506 - LINE BUFFER (NEC)
UPD488448 - 128 M-bit Direct Rambus DRAM (NEC)
UPD488588 - 288M bits Direct Rambus DRAM (Elpida Memory)
UPD488588FF-C80-40 - 288M bits Direct Rambus DRAM (Elpida Memory)
UPD4016 - 2048 x 8 Bit Static NMOS RAM (NEC)

Other Datasheets by Renesas

Published: Aug 5, 2020 |