Datasheet4U Logo Datasheet4U.com

uPD46364185B - 36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION

General Description

The μPD46364185B is a 2,097,152-word by 18-bit and the μPD46364365B is a 1,048,576-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

Key Features

  • 1.8 ± 0.1 V power supply.
  • 165-pin.

📥 Download Datasheet

Datasheet Details

Part number uPD46364185B
Manufacturer Renesas
File Size 550.00 KB
Description 36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
Datasheet download datasheet uPD46364185B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
UPD4632312A-X 32M-BIT CMOS MOBILE SPECIFIED RAM 2M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION NEC
UPD46128512-X 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION NEC
UPD46128953-X 128M-BIT CMOS MOBILE SPECIFIED RAM 4M-WORD BY 32-BIT ADDRESS / DATA MULTIPLEXED EXTENDED TEMPERATURE OPERATION NEC
UPD4616112 16M-BIT CMOS MOBILE SPECIFIED RAM 1M-WORD BY 16-BIT NEC
UPD4616112-X 16M-BIT CMOS MOBILE SPECIFIED RAM 1M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION NEC

Other Datasheets by Renesas

Part Number Description
uPD46364182B 36M-BIT DDR II SRAM 2-WORD BURST OPERATION
uPD46364092B 36M-BIT DDR II SRAM 2-WORD BURST OPERATION
uPD46364362B 36M-BIT DDR II SRAM 2-WORD BURST OPERATION
uPD46364365B 36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION
uPD46365084B 36M-BIT QDR II SRAM 4-WORD BURST OPERATION

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
μPD46364185B μPD46364365B Datasheet 36M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION R10DS0092EJ0400 Rev.4.00 Nov 09, 2012 Description The μPD46364185B is a 2,097,152-word by 18-bit and the μPD46364365B is a 1,048,576-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. The μPD46364185B and μPD46364365B integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#. These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin PLASTIC BGA. Features • 1.