Datasheet4U Logo Datasheet4U.com

M48Z128Y - 1 Mbit (128 Kbit x 8) ZEROPOWER SRAM

Datasheet Summary

Description

.

Features

  • Integrated, ultra low power SRAM, power-fail control circuit, and battery.
  • Conventional SRAM operation; unlimited )WRITE cycles t(s.
  • 10 years of data retention in the absence of cpower du.
  • Battery internally isolated until power is first roapplied P.
  • Automatic power-fail chip deselect and WRITE protection lete.
  • WRITE protect voltages: o(VPFD = power-fail deselect voltage) s.
  • M48Z128: VCC = 4.75 to 5.5 V; b4.5 V ≤ VPFD ≤ 4.75 V O.
  • M48Z128Y: VCC = 4.5.

📥 Download Datasheet

Datasheet preview – M48Z128Y

Datasheet Details

Part number M48Z128Y
Manufacturer STMicroelectronics
File Size 221.52 KB
Description 1 Mbit (128 Kbit x 8) ZEROPOWER SRAM
Datasheet download datasheet M48Z128Y Datasheet
Additional preview pages of the M48Z128Y datasheet.

📁 Similar Datasheet

  • M48Z19 - CMOS 8K x 8 ZEROPOWER SRAM (STMicroelectronics)
  • M48Z2M1V - 16 Mbit (2 Mb x 8) ZEROPOWER SRAM (STMicroelectronics)
  • M48Z30Y - CMOS 32K x 8 ZEROPOWER SRAM (STMicroelectronics)
  • M48Z35 - 256-Kbit SRAM (STMicroelectronics)
  • M48Z35Y - 256-Kbit SRAM (STMicroelectronics)
  • M48Z512AV - 4 Mbit (512 Kbit x 8) ZEROPOWER SRAM (STMicroelectronics)
  • M48Z512BV - 4-Mbit SRAM (STMicroelectronics)
  • M48Z58 - 64-Kbit SRAM (STMicroelectronics)
  • M48Z58Y - 64-Kbit SRAM (STMicroelectronics)
  • M481LE8AE - Microcontroller (nuvoton)
Other Datasheets by ST Microelectronics
  • M48Z128 - 1 Mbit (128 Kbit x 8) ZEROPOWER SRAM
  • M48Z128V - 5.0V OR 3.3V / 1 Mbit (128 Kbit x 8) ZEROPOWER SRAM
  • M48Z12 - 16 Kbit (2 Kb x 8) ZEROPOWER SRAM
  • M48Z129V - 1 Mbit (128 Kb x 8) ZEROPOWER SRAM
  • M48Z129Y - 3.3V/5V 1 Mbit 128Kb x8 ZEROPOWER SRAM
  • M48Z18 - 64 Kbit (8 Kb x 8) ZEROPOWER SRAM
  • M48Z02 - 16 Kbit (2 Kb x 8) ZEROPOWER SRAM
  • M48Z08 - 64 Kbit (8 Kb x 8) ZEROPOWER SRAM

Full PDF Text Transcription

Click to expand full text
M48Z128 M48Z128Y 5.0 V, 1 Mbit (128 Kbit x 8) ZEROPOWER® SRAM Not recommended for new design Features ■ Integrated, ultra low power SRAM, power-fail control circuit, and battery ■ Conventional SRAM operation; unlimited )WRITE cycles t(s■ 10 years of data retention in the absence of cpower du■ Battery internally isolated until power is first roapplied P■ Automatic power-fail chip deselect and WRITE protection lete■ WRITE protect voltages: o(VPFD = power-fail deselect voltage) s– M48Z128: VCC = 4.75 to 5.5 V; b4.5 V ≤ VPFD ≤ 4.75 V O– M48Z128Y: VCC = 4.5 to 5.5 V; ) -4.2 V ≤ VPFD ≤ 4.
Published: |