Datasheet4U Logo Datasheet4U.com

MK50H25 - HIGH SPEED LINK LEVEL CONTROLLER

General Description

(Continued) For added flexibility a transparent mode provides an HDLC transport mechanism without link layer support.

This flexible transparent mode may be easily entered and exited without affecting the X.25 link status or the link state variables kept by the MK50H25.

Key Features

  • System clock rate up to 33 MHz (MK50H25 33), 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted On chip DMA control with programmable burst length. DMA transfer rate of up to 13.3 Mbytes/sec using optional 5 SYSCLK DMA cycle (150 nS) at 33 MHz SYSCLK. Complete Level 2 implementation compatible with X.25 LAPB, ISDN LAPD, X.32, and X.75 Protocols. Handles all error recovery, sequencing, and S and U frame control. Pin-for-pin.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MK5002 Magnetic Cylinder Switches ETC
MK5009 Counter Time Base Circuit Mostek
MK5014 Magbetic Cylinder Switches IFM
MK50240 Top-Octave Frequency Generator MOSTEK
MK50241 Top-Octave Frequency Generator MOSTEK

Other Datasheets by STMicroelectronics

Part Number Description
MK50H27 Signalling System 7 Link Controller
MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER
MK5025 CCITT X.25 Link Level Controller
MK5027 SS7 SIGNALLING LINK CONTROLLER
MK53731 Single Number Pulse Tone Switchable Dialer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MK50H25 HIGH SPEED LINK LEVEL CONTROLLER ADVANCE DATA SECTION 1 - FEATURES System clock rate up to 33 MHz (MK50H25 33), 25 MHz (MK50H25 - 25), or 16 MHz (MK50H25 - 16). Data rate up to 20 Mbps continuous (MK50H25 - 33) or up to 51 Mbps bursted On chip DMA control with programmable burst length. DMA transfer rate of up to 13.3 Mbytes/sec using optional 5 SYSCLK DMA cycle (150 nS) at 33 MHz SYSCLK. Complete Level 2 implementation compatible with X.25 LAPB, ISDN LAPD, X.32, and X.75 Protocols. Handles all error recovery, sequencing, and S and U frame control. Pin-for-pin and architecturally compatible with MK5025 (X.25/LAPD), MK5027 (CCS#7) and MK5029(SDLC). Buffer Management includes: - Initialization Block - Separate Receive and Transmit Rings - Variable Descriptor Ring and Window Sizes.