Datasheet4U Logo Datasheet4U.com

MK50H27 - Signalling System 7 Link Controller

General Description

Pin out for 52 pin PLCC is shown in brackets.

PIN(S) 2-9 40-47 [2-10 44-51] 10 [11] TYPE IO/3S DESCRIPTION The time multiplexed Data/Address bus.

Key Features

  • Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. Optional operation to comply with Japanese TTC JT-Q703 specification requirements Pin-for-pin and architecturally compatible with MK50H25 (X.25/LAPD), MK50H29 (SDLC), and MK50H28(Frame Relay). System clock rates up to 33 MHz (MK50H27 33), or 25 MHz (MK50H27 - 25). Data rate up to 4 Mbps continuous for SS7 protocol processing, 20 Mbps for transparent HDLC m.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MK5002 Magnetic Cylinder Switches ETC
MK5009 Counter Time Base Circuit Mostek
MK5014 Magbetic Cylinder Switches IFM
MK50240 Top-Octave Frequency Generator MOSTEK
MK50241 Top-Octave Frequency Generator MOSTEK

Other Datasheets by STMicroelectronics

Part Number Description
MK50H25 HIGH SPEED LINK LEVEL CONTROLLER
MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER
MK5025 CCITT X.25 Link Level Controller
MK5027 SS7 SIGNALLING LINK CONTROLLER
MK53731 Single Number Pulse Tone Switchable Dialer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MK50H27 Signalling System 7 Link Controller SECTION 1 - FEATURES Complete Level 2 Implementation of SS7. Compatible with 1988 CCITT, AT&T, ANSI, and Bellcore Signalling System Number 7 link level protocols. Optional operation to comply with Japanese TTC JT-Q703 specification requirements Pin-for-pin and architecturally compatible with MK50H25 (X.25/LAPD), MK50H29 (SDLC), and MK50H28(Frame Relay). System clock rates up to 33 MHz (MK50H27 33), or 25 MHz (MK50H27 - 25). Data rate up to 4 Mbps continuous for SS7 protocol processing, 20 Mbps for transparent HDLC mode, or up to 51 Mbps bursted (gapped data clocks, non-continuous data). On chip DMA control with programmable burst length. DMA transfer rate of up to 13.3 Mbytes/sec using optional 5 SYSCLK DMA cycle (150 nS) at 33 MHz SYSCLK.