Datasheet4U Logo Datasheet4U.com

SPEAr300 - Embedded Microprocessors

General Description

.

.

.

8 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15 2.16 www.DataSheet4U.com ARM 926EJ-S CPU

Key Features

  • and human machine interface Features.
  • ARM926EJ-S core up to 333 MHz High-performance 8-channel DMA Dynamic power-saving features Configurable peripheral functions multiplexed on 102 shared I/Os Memory.
  • 32 KB ROM and 57 KB internal SRAM.
  • LPDDR-333/DDR2-666 external memory interface.
  • Flexible static memory controller (FSMC) up to 16-bit data bus width, supporting external SRAM, NAND/NOR Flash and FPGAs.
  • Serial SPI Flash interface.

📥 Download Datasheet

Full PDF Text Transcription for SPEAr300 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for SPEAr300. For precise diagrams, and layout, please refer to the original PDF.

SPEAr300 Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface Features ■ ■ ■ ■ ■ ARM926EJ-S core up to 333 M...

View more extracted text
human machine interface Features ■ ■ ■ ■ ■ ARM926EJ-S core up to 333 MHz High-performance 8-channel DMA Dynamic power-saving features Configurable peripheral functions multiplexed on 102 shared I/Os Memory – 32 KB ROM and 57 KB internal SRAM – LPDDR-333/DDR2-666 external memory interface – Flexible static memory controller (FSMC) up to 16-bit data bus width, supporting external SRAM, NAND/NOR Flash and FPGAs – Serial SPI Flash interface – SDIO/MMC card interface LFBGA289 (15 x 15 x 1.7 mm) – – – – 8-channel 10-bit ADC, 1 Msps 1-bit DAC JPEG codec accelerator Six 16-bit general purpose timers with capture mode and programma

More Datasheets from STMicroelectronics

Part Number Description
SPEAr310 Embedded Microprocessors
SPEAr320 SPEAr Embedded Microprocessors
SPEAR-07-NC03 Ethernet Communication Controller
SPEAR-09-H022 large IP portfolio SoC
SPEAR-09-H122 SPEAr TM Head600