STLC60135 - TOSCA ADSL DMT TRANSCEIVER

Description

The STLC60135 is the DMT modem and ATM framer of the STMicroelectronics Tosca™ chipset.

When coupled with STLC60134 analog front-end and an external controller running dedicated firmware, the product fulfils ANSI T1.413 “Issue 2” DMT ADSL specification.

Features

Tra.

STMicroelectronics

📥 Download Datasheet

Datasheet Details

Part number	STLC60135
Manufacturer	STMicroelectronics
File Size	189.63 KB
Description	TOSCA ADSL DMT TRANSCEIVER
Datasheet	STLC60135 Datasheet
Additional preview pages of the STLC60135 datasheet.

📁 Similar Datasheet

STLC2690 - Bluetooth and FM transceiver system-on-chip (STMicroelectronics)
STLC4560 - Single chip 802.11b/g WLAN radio (STMicroelectronics)
STLC8100 - DUAL BAND WIRELESS LAN RF TRANSCEIVER (STMicroelectronics)
STL-S3 - Stratum 3 Timing Module (Connor-Winfield)
STL-S3E - Stratum 3E Timing Module (Connor-Winfield)
STL03S03F - (STL03S03F - STL15S15F) 2W Single Output Surface Mount DC-DC Converter (Superworld Electronics)
STL03S05F - (STL03S03F - STL15S15F) 2W Single Output Surface Mount DC-DC Converter (Superworld Electronics)
STL03S09F - (STL03S03F - STL15S15F) 2W Single Output Surface Mount DC-DC Converter (Superworld Electronics)
STL03S12F - (STL03S03F - STL15S15F) 2W Single Output Surface Mount DC-DC Converter (Superworld Electronics)
STL03S15F - (STL03S03F - STL15S15F) 2W Single Output Surface Mount DC-DC Converter (Superworld Electronics)

Other Datasheets by ST Microelectronics

STLC60133 - XDSL LINE DRIVER
STLC60134S - TOSCA INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT
STLC60243 - DUAL CHANNEL ADSL LINE DRIVER
STLC60243 - ADSL Central Office (CO) Chipset
STLC60454 - ADSL Central Office (CO) Chipset
STLC61255 - ADSL Central Office (CO) Chipset
STLC61256 - ADSL Central Office (CO) Chipset: STLC61256/55 + STLC60454 + STLC60243
STLC61256 - ADSL Central Office (CO) Chipset

Full PDF Text Transcription

Click to expand full text

® STLC60135 TOSCA™ ADSL DMT TRANSCEIVER DTM modem for ADSL, compatible with the following standards: – ANSI T1.413 Issue 2 – ITU-T G.992.1 (G.dmt) – ITU-T G.992.2 (G.lite) Same chip for both ATU-C and ATU-R Supports either ATM (Utopia level 1 & 2) or bitstream interface 16 bit multiplexed microprocessor interface (little and big endian compatibility) Analog Front End management Dual latency paths: fast and interleaved ATM’s PHY layer: cell processing (cell delineation, cell insertion, HEC) ADSL’s overhead management Reed Solomon encode/decode Trellis encode/decode (Viterbi) DMT mapping/ demapping over 256 carriers Fine (2ppm) timing recover using Rotor and Adaptative Frequency Domain Equalizing Time Domain Equalization Front end digital filters 0.

Published: Jan 6, 2006 |