The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
M74HC109
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
s HIGH SPEED : fMAX = 67MHz (TYP.) at VCC = 6V
s LOW POWER DISSIPATION: ICC =2µA(MAX.) at TA=25°C
s HIGH NOISE IMMUNITY: VNIH = VNIL = 28 % VCC (MIN.)
s SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN)
s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL
s WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V
s PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 109
DESCRIPTION
The M74HC109 is an high speed CMOS DUAL J-K FLIP FLOP WITH PRESET AND CLEAR fabricated with silicon gate C2MOS technology. In accordance with the logic level on the J and K input this device changes state on positive going transition of the clock pulse.