Datasheet4U Logo Datasheet4U.com

K4X56163PE-LFG - 16M x16 Mobile DDR SDRAM

Description

Clock : CK and CK are differential clock inputs.

All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK.

Internal clock signals are derived from CK/CK.

Features

  • Mobile-DDR SDRAM.
  • 1.8V power supply, 1.8V I/O power.
  • Double-data-rate architecture; two data transfers per clock cycle.
  • Bidirectional data strobe(DQS).
  • Four banks operation.
  • Differential clock inputs(CK and CK).
  • MRS cycle with address key programs - CAS Latency ( 3 ) - Burst Length ( 2, 4, 8 ) - Burst Type (Sequential & Interleave) - Partial Self Refresh Type ( Full, 1/2, 1/4 array ) - Internal Temperature Compensated Self Refresh - Driver.

📥 Download Datasheet

Datasheet preview – K4X56163PE-LFG

Datasheet Details

Part number K4X56163PE-LFG
Manufacturer Samsung semiconductor
File Size 698.98 KB
Description 16M x16 Mobile DDR SDRAM
Datasheet download datasheet K4X56163PE-LFG Datasheet
Additional preview pages of the K4X56163PE-LFG datasheet.

📁 Similar Datasheet

Other Datasheets by Samsung semiconductor

Full PDF Text Transcription

Click to expand full text
K4X56163PE-L(F)G 16M x16 Mobile DDR SDRAM FEATURES Mobile-DDR SDRAM • 1.8V power supply, 1.8V I/O power • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • MRS cycle with address key programs - CAS Latency ( 3 ) - Burst Length ( 2, 4, 8 ) - Burst Type (Sequential & Interleave) - Partial Self Refresh Type ( Full, 1/2, 1/4 array ) - Internal Temperature Compensated Self Refresh - Driver strength ( 1, 1/2, 1/4, 1/8 ) • All inputs except data & DM are sampled at the positive going edge of the system clock(CK). • Data I/O transactions on both edges of data strobe, DM for masking. • Edge aligned data output, center aligned data input. • No DLL; CK to DQS is not synchronized.
Published: |