K4X56163PI-FG Datasheet PDF (16Mx16 Mobile DDR SDRAM) | Download Samsung semiconductor K4X56163PI-FG

K4X56163PI-FG - 16Mx16 Mobile DDR SDRAM

This page provides the datasheet information for the K4X56163PI-FG, a member of the K4X56163PI-L 16Mx16 Mobile DDR SDRAM family.

Description

Clock : CK and CK are differential clock inputs.

All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK.

Internal clock signals are derived from CK/CK.

Features

VDD/VDDQ = 1.8V/1.8V.
Double-data-rate architecture; two data transfers per clock cycle.
Bidirectional data strobe(DQS).
Four banks operation.
Differential clock inputs(CK and CK).
MRS cycle with address key programs - CAS Latency ( 2, 3 ) - Burst Length ( 2, 4, 8, 16 ) - Burst Type (Sequential & Interleave).
EMRS cycle with address key programs - Partial Array Self Refresh ( Full, 1/2, 1/4 Array ) - Output Driver Strength Control (.

Datasheet Details

Part number	K4X56163PI-FG
Manufacturer	Samsung semiconductor
File Size	564.80 KB
Description	16Mx16 Mobile DDR SDRAM
Datasheet	K4X56163PI-FG Datasheet
Additional preview pages of the K4X56163PI-FG datasheet.

📁 Similar Datasheet

K4X51163PG-FGC6 - 32Mx16 Mobile DDR SDRAM (Samsung Electronics)

K4X51163PG-FGC7 - 32Mx16 Mobile DDR SDRAM (Samsung Electronics)

K4X51163PG-FGC8 - 32Mx16 Mobile DDR SDRAM (Samsung Electronics)

K4X1G163PE-FGC6 - 64Mx16 Mobile DDR SDRAM (Samsung)

K4X1G163PE-FGC8 - 64Mx16 Mobile DDR SDRAM (Samsung)

Full PDF Text Transcription

Click to expand full text

K4X56163PI - L(F)E/G 16Mx16 Mobile DDR SDRAM 1. FEATURES • VDD/VDDQ = 1.8V/1.8V • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation • Differential clock inputs(CK and CK) • MRS cycle with address key programs - CAS Latency ( 2, 3 ) - Burst Length ( 2, 4, 8, 16 ) - Burst Type (Sequential & Interleave) • EMRS cycle with address key programs - Partial Array Self Refresh ( Full, 1/2, 1/4 Array ) - Output Driver Strength Control ( Full, 1/2, 1/4, 1/8 ) • Internal Temperature Compensated Self Refresh • All inputs except data & DM are sampled at the positive going edge of the system clock(CK). www.DataSheet4U.com • Data I/O transactions on both edges of data strobe, DM for masking.

Published: May 16, 2010 |