Datasheet4U Logo Datasheet4U.com

K7A801809A - 256Kx36 & 512Kx18 Synchronous SRAM

Datasheet Summary

Description

The K7A803609A and K7A801809A are 9,437,184-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

Features

  • Synchronous Operation.
  • 2 Stage Pipelined operation with 4 Burst.
  • On-Chip Address Counter.
  • Self-Timed Write Cycle.
  • On-Chip Address and Control Registers.
  • 3.3V+0.165V/-0.165V Power Supply.
  • I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O.
  • 5V Tolerant Inputs Except I/O Pins.
  • Byte Writable Function.
  • Global Write Enable Controls a full bus-width write.
  • Powe.

📥 Download Datasheet

Datasheet preview – K7A801809A

Datasheet Details

Part number K7A801809A
Manufacturer Samsung semiconductor
File Size 395.05 KB
Description 256Kx36 & 512Kx18 Synchronous SRAM
Datasheet download datasheet K7A801809A Datasheet
Additional preview pages of the K7A801809A datasheet.

📁 Similar Datasheet

  • K7A161830B - 512Kx36 & 1Mx18 Synchronous SRAM (SAMSUNG ELECTRONICS)
  • K7A163630B - 512Kx36 & 1Mx18 Synchronous SRAM (SAMSUNG ELECTRONICS)
  • K7A403600M - 128K x 36 Synchronous SRAM (Samsung)
  • K7A50D - TK7A50D (Toshiba Semiconductor)
  • K7A60W - TK7A60W (Toshiba)
  • K7A65D - Silicon N-Channel MOSFET (Toshiba)
Other Datasheets by Samsung semiconductor
  • K7A801809B - 256Kx36 & 512Kx18-Bit Synchronous Pipelined Burst SRAM
  • K7A801800B - 256K x 36 & 512K x 18 Synchronous SRAM
  • K7A801801M - 256Kx36 & 512Kx18 Synchronous SRAM
  • K7A803600B - 256K x 36 & 512K x 18 Synchronous SRAM
  • K7A803601M - 256Kx36 & 512Kx18 Synchronous SRAM
  • K7A803609A - 256Kx36 & 512Kx18 Synchronous SRAM
  • K7A803609B - 256Kx36 & 512Kx18-Bit Synchronous Pipelined Burst SRAM
  • K7A161800A - 512K x 36 / x32 & 1M x 18 Synchronous SRAM

Full PDF Text Transcription

Click to expand full text
K7A803609A K7A801809A Document Title 256Kx36 & 512Kx18 Synchronous SRAM 256Kx36 & 512Kx18-Bit Synchronous Pipelined Burst SRAM Revision History Rev. No. 0.0 1.0 History Initial draft 1. Final spec Release. Draft Date May. 24 . 2000 July. 03. 2000 Remark Preliminary Final The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters. -1- July 2000 Rev 1.0 Free Datasheet http://www.datasheet4u.
Published: |