Datasheet4U Logo Datasheet4U.com

K7I641884M - (K7I641884M / K7I643684M) 72Mb DDRII SRAM Specification

Datasheet Summary

Description

Input Clock Input Clock for Output Data Output Echo Clock DLL Disable when low Burst Count Address Inputs Address Inputs Data Inputs Outputs Read, Write Control Pin, Read active when high Synchronous Load Pin, bus Cycle sequence is to be defined when low Block Write Control Pin,active when low Input

Features

  • 1.8V+0.1V/-0.1V Power Supply.
  • DLL circuitry for wide output data valid window and future frequency scaling.
  • I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
  • Pipelined, double-data rate operation.
  • Common data input/output bus.
  • HSTL I/O.
  • Full data coherency, providing most current data.
  • Synchronous pipeline read with self timed late write.
  • Registered address, control and data inpu.

📥 Download Datasheet

Datasheet preview – K7I641884M

Datasheet Details

Part number K7I641884M
Manufacturer Samsung semiconductor
File Size 438.50 KB
Description (K7I641884M / K7I643684M) 72Mb DDRII SRAM Specification
Datasheet download datasheet K7I641884M Datasheet
Additional preview pages of the K7I641884M datasheet.
Other Datasheets by Samsung semiconductor

Full PDF Text Transcription

Click to expand full text
K7I643684M K7I641884M 2Mx36 & 4Mx18 DDRII CIO b4 SRAM 72Mb DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant) www.DataSheet4U.com INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND. 1. For updates or additional information about Samsung products, contact your nearest Samsung office. 2.
Published: |