Datasheet4U Logo Datasheet4U.com

K7R321882M - 1Mx36 & 2Mx18 & 4Mx9 QDRTM II b2 SRAM

General Description

on page 2 and add HSTL I/O comment Draft Date June, 30 2001 Dec.

1.

Update current characteristics in DC electrical characteristics 2.

Key Features

  • 1.8V+0.1V/-0.1V Power Supply.
  • DLL circuitry for wide output data valid window and future freguency scaling.
  • I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
  • Separate independent read and write data ports with concurrent read and write operation.
  • HSTL I/O.
  • Full data coherency, providing most current data.
  • Synchronous pipeline read with self timed early write.
  • Registered address, control a.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K7R323682M K7R321882M K7R320982M Document Title 1Mx36 & 2Mx18 & 4Mx9 QDR TM II b2 SRAM 1Mx36-bit, 2Mx18-bit, 4Mx9-bit QDRTM II b2 SRAM Revision History Rev. No. 0.0 0.1 History 1. Initial document. 1. 2. 3. 4. 5. 6. Pin name change from DLL to Doff. Vddq range change from 1.5V to 1.5V~1.8V. Update JTAG test conditions. Reserved pin for high density name change from NC to Vss/SA Delete AC test condition about Clock Input timing Reference Level Delete clock description on page 2 and add HSTL I/O comment Draft Date June, 30 2001 Dec. 5 2001 Remark Advance Preliminary 0.2 1. Update current characteristics in DC electrical characteristics 2. Change AC timing characteristics 3. Update JTAG instruction coding and diagrams 1. 2. 3. 4. 5. 1. 2. 3. 4. Add 4Mx9 Organization.